Abstract-This paper presents new approach to signal modulation for high efficiency polar transmitter. The new modulator is derived by analyzing complex to polar transforming equations. Once spectral behavior of an envelope and phase signals are known, new architecture offering lower complexity in an analog domain and more flexibility for reconfiguration than a conventional modulator is derived. Concept of the modulator is verified in the course of step-by step simulations with a 5MHz BW input signal at a carrier frequency f C = 2.14GHz. Also, a drain efficiency of a Class E PA driven by the modulator is discussed, and optimal solution for sampling rate is proposed.
I. INTRODUCTION
Switchmode power amplifiers (SMPA) for radio frequencies have become an intensively researched area. The potential of 100% power efficiency makes this group of PA competitive to the existing classes. The switching operation at radio frequencies, however, raises two major implementation issues, namely power dissipation due to high speed of switching power transistors in a PA stage, and a demand for fast digital signal processors capable of converting the RF signal into a binary RF signal. Fig.1 (A) presents a scheme of a Class -S PA. The complex RF signal x RF (t) is encoded by the fast band-pass Σ∆ (BP Σ∆) modulator. The binary signal then drives the highly efficient switch mode power amplifier. One of the major drawbacks of this method of converting RF signal to a binary pulse stream is the large amount of quantization noise introduced by the BP Σ∆ modulator. Moreover, the power in the output bit stream is constant and independent of input's signal amplitude. As a result, the coding efficiency defined by (1) [1] is very low.
where ∆
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IN denotes the in-band power of a complex signal, i.e. the power recovered after band-pass filtering, and ∆ 2 P is the total power of the output pulse stream. Due to the large amount of quantization noise at the binary output of BP Σ∆, the modulator must operate at high oversampling ratio (OSR) values. For a direct conversion method, the coding efficiency of WCDMA signal is less than 10% [1] .
The envelope elimination and restoration (EER) [2] technique can be alternatively used to drive RF SMPA. This method splits the signal into a phase ϕ (t) and an envelope a (t) components, with an envelope signal encoded by a lowpass Σ∆ (LP Σ∆) modulator - Fig.1(B) . After mixing the digitized envelope and phase signals, the average power in the output bit stream is proportional to the average amplitude of the envelope. Hence, when the power of the input signal decreases, the magnitude of the output power decreases proportionally. While the power of the encoded signals remain the same, the quantization noise introduced by a polar modulator can be several times lower than in the case of BP Σ∆ modulator of a class S PA. This relaxes the sampling speed requirements for Σ∆, and the task of output band-pass filtering.
The polar modulation technique is more complicated than the direct one used in class S PA. The envelope and phase signals need to be extracted from the complex signal first. Processing these signals is challenging due to the spectral regrowth of phase and envelope signals [3] . In the end, an accurate correction between phase-envelope delay needs to be provided.
In the remainder of this paper an operation of complex to polar conversion is analyzed in Section II, providing basis for the design of a polar modulator. In Section III, a modulator with reduced analog signal processing and extended digital signal processing operations is proposed. Section IV presents the performance of the modulator and the entire power amplifier system with a Class E PA. Concluding remarks are given in Section V. In a polar transmitter, the complex signal can be expressed as a function of envelope and phase signals,
It is not always clearly pointed out that the conversion of an ideally band limited baseband signals, denoted here as I (t) and Q (t), to envelope a (t) and phase ϕ (t) in the course of performing (3) [4] cause spectral regrowth of the latter. This effect can be observed in Fig.2 . The |ϕ (f )|, |A (f )| are plotted with the original complex signal |X RF (f )| for comparison. The frequency has been normalized to the bandwidth of X RF (f ) and, in case of |ϕ (f )| and |X RF (f )|, carrier offset f C has been added.
Often the error signal introduced by envelope digitizing by Σ∆ or PWM is highlighted as a major concern. Yet, processing both phase and envelope should be accounted for.
Once (3) applied, the envelope signal A (f ), whose spectrum spreads over wider frequency range than that of the X RF (f ) is obtained. Usually a Σ∆ modulator with OSR relative to complex signal in a range of 16, 32 [5] to 260 [6] is used for envelope digitization. The sampling speed of Σ∆ in an envelope path often plays dominant role in the final SNR performance of a power amplifier, since this is the element that often introduces the largest amount of noise in the system. A second order LP Σ∆ modulator having a sampling rate of 214M Hz to 856M Hz (OSR=21 to 86) has been considered in this paper for digitizing an envelope signal of 5M Hz BW complex RF input signal X RF . This sampling rate assumption takes into account the power amplifier's capacity for amplifying a wide-band spectrum of an input signal.
In a practical case, part of I' and Q' (3) spectrum is limited in a polar modulator due to a finite sampling speed of a digital signal processor, digital to analog converters, and limited passband of a quadrature mixer - Fig.4(A) . This effect of band limiting can be modelled by a band pass filter (BPF) applied to an ideal phase signal Φ (f ), having its center frequency equal to carrier f C , and cut off frequencies f cof f 1 and f cof f 2 . The This band limited phase signal Φ ′ (f ), can be expressed by a sum of an ideal phase signal Φ (f ) and a phase error Φ e (f ) representing the removed spectral elements (4)
Hence the resulting complex signal given by (2), can be now rewritten in a frequency domain as,
The phase error Φ e (f ) has maxima at the BPF cut off frequencies f cof f 1 , f cof f 2 . After convolving Φ ′ (f ) with the envelope signal A (f ) (5), the resulting spectrum of X Fig.3 .
III. PROPOSED MODULATOR ARCHITECTURE
In a conventional modulation scheme [4] , [5] , [7] shown in Fig.4(A) , a digital signal processor (DSP) performs the I/Q to polar conversion, using CORDIC algorithm. Next, the obtained envelope signal is fed into a LP Σ∆ modulator, whose output consists of an envelope and quantization noise denoted as q A (t). The obtained digitized envelope a (t)+q A (t), I' (t) and Q' (t) signals exit the DSP. Phase signal ϕ (t) is obtained by performing an analog quadrature modulation (QM) on I' (t) and Q' (t). After mixing the obtained phase signal ϕ (t) with an envelope signal a (t) + q A (t), the complex envelope output x RF (t) is created.
The new modulator scheme shown in Fig.4(B) reduces the analog signal processing size in a phase path by moving the quadrature modulation to a digital domain, and by replacing digital to analog converters by digital pair of LP Σ∆ modulators followed by a single, analog BPF.
The principle of operation is as follows: the I', Q' signals are fed into pair of fast, LP Σ∆ modulators, where they are converted to binary waveforms. Next outputs from Σ∆ modulators undergo quadrature modulation in the digital domain according to (6) Where q 1 , q 2 denote quantization noise introduced by Σ∆ modulators. The output sampling rate of digital quadrature modulator is twice as fast as sampling rate of LP Σ∆, with the phase signal being centered at f QM /4. The block diagram of the digital signal processor is presented in Fig.5 .
Often in a practical case, f QM /4 < f C , hence the QM signal needs to be upconverted and mixed with high frequency waveform. Two possible cases can be considered for the choice of sampling rates in the modulator. They are associated with the utilization of the lower or upper image created by the mixing stage, as shown in Fig.6 . Using the lower image is attractive since the signal has strength higher by approximately 4.4dB than that of the upper image. Hence less gain will be required between the modulator's output and a PA in order to drive the transistor into saturation. Yet, it will also require faster sampling rate from the high speed output buffer (HSOB), denoted here as f HSOB . The output buffer's sampling rate can be determined from (7), depending whether lower -at f 1 or upper, at f 2 image is utilized,
where f Σ∆−Φ denotes sampling rate of LP Σ∆ modulators in a phase path. E.g. for f C = 2.14GHz and f Σ∆−Φ = Figure 5 . DSP operation in the proposed modulator Figure 6 . Output spectrum HSOB produced by digital quadrature modulator followed by mixer 856M Hz , the corresponding sampling rates are f HSOB1 = 5.136Gb/s, f HSOB2 = 3.424Gb/s. With no additional mixer the bit rate of HSOB would have to reach f HSOB = 4f C = 8.56Gb/s, which can be difficult to achieve.
It can be read from Fig.3 , that a phase bandwidth at least greater than the complex's signal X (f ) bandwidth needs to be provided. In practice, due to the spectral regrowth, 4 or 8 times wider passband for a phase should be ensured. This can be achieved with a Σ∆ modulator, operating at an appropriate sampling rate. The simulation result in Fig.7 shows that a first-order Σ∆ modulator with OSR = 21 (BW = 5M Hz, f Σ∆−Φ = 214M Hz) can be sufficient to ensure 20M Hz (4BW ) passband for a phase signal. To validate this concept, Fig.8 shows the simulated result of a complete modulator system composed of a second-order Σ∆ modulator at 856M Hz sampling rate for an envelope signal, and a first order Σ∆ modulator in a phase path sampled at a rates of 214M Hz, 428M Hz and 856M Hz. The analog BPF in a phase path has a center frequency at f C = 2.14GHz and a passband of 20M Hz, 35M Hz and 45M Hz respectively. The system utilizes upper image, hence the output sampling rate in a phase path of 3.424Gb/s is assumed.
IV. SYSTEM PERFORMANCE After providing compensation for the delay of ϕ (t) due to band pass filtering in a phase path, the output from the mixer is amplified and fed into a class E PA input shown in Fig.9(A) . For the PA simulation, the best performing phase signal with f Σ∆−Φ = 856M Hz has been chosen. The transistor model in the PA is composed of an input impedance Z IN , drainto source capacitance C DS , saturation resistance R ON , and R OF F for simulating the current that flows through the device during its off state. The values for the transistor parameters are close to those given for GaN NPTB00004. The purpose of the PA simulation here is not to find exact figures for the output performance and power efficiency, but rather to establish approximate behavior of a PA driven by the proposed modulator. Fig.9 (B) shows simulated S 11 parameter for a 50Ω drive source, matched to the input impedance of the transistor. Due to selectivity of the matching network, it is expected that the transistor will be driven most efficiently when a sampling rate of an envelope Σ∆ is rather low, narrowing the input frequency range. In the case of the performance, the faster sampling rate of an envelope Σ∆ is required. However, when a real device is used, at some sampling frequency point the degradation of performance due to frequency selectivity of a matching network arises. Simulated results for ACLR and drain efficiency are given in Fig.10 . The best ACLR/efficiency performance has been achieved for an envelope f Σ∆−A of 342.4M Hz, with 31 (dBm) of a total output power, and 26.3 (dBm) of the inband power. EVM of 3.5% and 2.1% were obtained for f Σ∆−A = 214M Hz and f Σ∆−A = 428M Hz respectively with 4-QAM input. These results were very close for the conventional and proposed modulators cases without PA. Simulation with a two tone input produced third order IMD 40dB below the carrier. No spectrum mask has been applied here due to insufficient sampling rate of the envelope Σ∆ modulator. A 50dB dynamic range is achievable with In order to use such high sampling rate with the PA, a broadband impedance matching network in Fig.9 is needed.
V. CONCLUSION
In this paper aspects of spectral regrowth of phase and envelope signals in polar transmitter have been raised and analyzed. A dependency of performance from a sampling speed in a modulator has been derived, which creates a basis for a design of a modulator for polar transmitter. A modulator system with reduced complexity in an analog part has been designed, by replacing digital to analog converters and a quadrature mixer by an equivalent DSP operation followed by single analog BPF. This new architecture offers more flexibility for reconfiguration of the system, since most of a signal processing is being made in by DSP. The proposed modulator has been simulated with a class E PA with various sampling rates, yielding an optimal solution for a modulator for polar transmitter.
